

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/609,312	06/24/2003	Kenneth W. Marr	303.859US1	8022
21186 7590 12/29/2006 SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938			EXAMINER	
			SIDDIQUI, SAQIB JAVAID	
MINNEAPOLIS, MN 55402		•	ART UNIT	PAPER NUMBER
		2138		
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MOI	NTHS	12/29/2006	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

†	Application No.	Applicant(s)	
	10/609,312	MARR, KENNETH W.	
Office Action Summary	Examiner	Art Unit	
	Saqib J. Siddiqui	2138	
The MAILING DATE of this communication appeared for Reply	ppears on the cover sheet w	vith the correspondence ad	dress
A SHORTENED STATUTORY PERIOD FOR REP WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR of after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory perions are to reply within the set or extended period for reply will, by statue Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN  1.136(a). In no event, however, may a  d will apply and will expire SIX (6) MO  te, cause the application to become A	ICATION. reply be timely filed  NTHS from the mailing date of this co	
Status	•		
1)⊠ Responsive to communication(s) filed on 10/	03/06		
, <u> </u>	is action is non-final.		
3) Since this application is in condition for allow		tters, prosecution as to the	merits is
closed in accordance with the practice under			
Disposition of Claims	<b>,</b>	. <b>'</b>	•
4)⊠ Claim(s) <u>1-78</u> is/are pending in the application	·		
4a) Of the above claim(s) <u>1-12,17-47 and 66-</u>		onsideration	·
5) Claim(s) is/are allowed.	19/are withdrawn home	onsideration.	•
6)⊠ Claim(s) <u>13-16, 48-65 and 76-78</u> is/are reject	ted		
7) Claim(s) is/are objected to.	iou.		
8) Claim(s) are subject to restriction and	or election requirement	· ,	
· · · · · · · · · · · · · · · · · · ·	· ·	•	•
Application Papers			
9) The specification is objected to by the Examir			
10)☐ The drawing(s) filed on is/are: a)☐ ac		·	
Applicant may not request that any objection to the	- · ·		
Replacement drawing sheet(s) including the corre	·		
11) The oath or declaration is objected to by the l	examiner. Note the attache	ed Office Action or form P1	O-152.
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
1. Certified copies of the priority docume	nts have been received.		
<ol><li>Certified copies of the priority document</li></ol>	nts have been received in .	Application No	
<ol><li>Copies of the certified copies of the pri</li></ol>	ority documents have bee	n received in this National	Stage
application from the International Bure	au (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a list	st of the certified copies no	t received.	
Attachment(s)			
Attachment(s)  1) X Notice of References Cited (PTO-892)	4) 🗌 Interview	Summary (PTO-413)	
2) Notice of Praftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date	
<ol> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date</li> </ol>	8) 5) Notice of 6) Other:	Informal Patent Application (PTC	) <del>-</del> 152)

Art Unit: 2138

# **DETAILED ACTION**

Applicant's response was received and entered October 03, 2006.

- Claims 1-78 are pending.
- Claims 1-12, 17-47 &66-75 have been canceled.
- Claims 76-78 have been added.
- Application is currently pending.

### Response to Amendment

Applicant's arguments and amendments with respect to claims 1-78 filed October 03, 2006 have been fully considered but they are not persuasive. The Examiner would like to point out that this action is made final (See MPEP 706.07a).

Applicant contends that prior art of record Namekawa US Pat no. 6,115,301 does not teach: the switching units to be connected in series with one of the memory segments between the second supply node and one of the internal nodes, each of the switching units includes an input node for receiving a select signal to electrically disconnect one of the memory segments from the second supply node based on a state of the select signal, a first storage node and a second storage node, and a supply control circuit. Examiner respectfully disagrees.

Examiner would like to respectfully request Applicant to consider "The switches constituting the first and second switch circuit groups 50 and 60 are controlled by the decode circuits D0, . . . , D15 constituting a decoder group 70, respectively. More specifically, the non-inverted output terminal of the decode circuit D0 is connected to the

Art Unit: 2138

switch SW20, and the inverted output terminal is connected to the switch SW10. The non-inverted output terminal of the decode circuit D1 is connected to the switch SW21, and the inverted output terminal is connected to the switch SW11. In the same manner as described above, the non-inverted output terminal of the decode circuit D15 is connected to the switch SW215, and the inverted output terminal is connected to the switch SW115. The output terminal of a defective address memory circuit 80 is connected to the input terminals of the decode circuits D0, . . . , D15. The defective address memory circuit 80 stores the address of a defective data line, and stores data representing whether the data line is replaced. The defective address memory circuit 80 outputs, depending on an input column or row address, the address of a defective data line constituted by a signal of a plurality of bits and a signal representing whether a data line is replaced. The decode circuits D0, . . . , D15 generally turn on the respective switches of the first switch circuit group 50 depending on an output signal from the defective address memory circuit 80, and turn off the switches of the second switch circuit group 60. On the other hand, when data lines are to be replaced, depending on an output an output signal from the defective address memory circuit 80, output signals from decode circuits corresponding to a defective data line and a redundant data line and an output signal from a decode circuit located between these decode circuits are inverted. For example, the data line DL4 has a defect, output signals from the decode circuits D0, . . . , D4 are simultaneously inverted depending on the output signal from the defective address memory circuit 80. The switches SW10, ...

Art Unit: 2138

, SW14 of the first switch circuit group 50 are turned off, and the switches SW20, . . . , SW24 of the second switch circuit group 60 are turned on. For this reason, the data line DL4 is replaced with the data line DL3, and the data line DL3 is replaced with the data line DL2. In the same manner as described above, the data line DL0 is replaced with the redundant data line RDL. The replacing operations by the switches are simultaneously performed depending on the output signals from the decode circuits D0, . . . , D4." (Figure 1, column 6, lines 5-55).

First and foremost Examiner would like to cite the definition of Node from Wikipedia.org; "a region in an electrical circuit where there is no change in potential."

It is clear from Figure 1 that the switches are connected in series with the memory segments with respect to the internal nodes in the memory cell array and the second supply nodes, which are the switches as in order for a switch to be working there needs to be node to supply voltage. When the defective address memory (Figure 1 # 80) sends a select signal to the Decoders, they turn the respective switch off to electrically disconnect the memory cell array from the respective supply node (switch). The respective decoders act as a supply control circuit by isolating the memory segment using the switches. Further, the illustration of the memory cell is merely an example, however even if we incorporate that all the memory cells are exactly as depicted in Figure 1, Namekawa still reads on a first storage node and a second storage node, because every memory cell has multiple nodes if the definition is incorporated from Wikipedia.

As per the claims 76-78 Namekawa suggests that "The present invention relates to a semiconductor memory device having a defect relieving system which is applied to, e.g., a dynamic random access memory (to be referred to as a DRAM hereinafter), in particular....Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein."

The primary purpose of Namekawa's invention is to incorporate a defect relieving system in a semiconductor memory device and the DRAM is just given by example, this contention is supported by the claims, where Namekawa has cited a semiconductor memory device and not merely a DRAM. Therefore, a SRAM is also incorporated in Namekawa's teachings.

### Claim Objections

The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).

Misnumbered claim 76 been renumbered 78.

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2138

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 13-16, 48-65 & 76-78 are rejected under 35 U.S.C. 103(a) as being unpatentable in view of Namekawa US Pat no. 6,115,301.

As per claims 13:

Namekawa substantially teaches a device comprising: a first supply node and a second supply node (column 7, lines 3-20); a plurality of memory segments connected in parallel with each other (Figure 1 # 10); a plurality of switching units, each of the switching units connecting in series with one of the memory segments between the second supply node and one of the internal nodes (column 3, lines 23-50), wherein each of the switching units includes an input node for receiving a select signal to electrically disconnect one of the memory segments from the second supply node based on a state of the select signal (Figure 1 # 70, column 6, lines 5-30); and a redundant array for replacing at least one memory segment of the plurality of memory segments (Figure 1 # 20).

Namekawa discloses the claimed invention except for the exact location of the switching units. It would have been obvious to one having ordinary skill in the art at the

Art Unit: 2138

time the invention was made to place the switching units between the second supply nods and one of the internal nodes, since it has been held that rearranging parts of an invention involves only routine skill in the art. *In re Japikse*, 86 USPQ 70.

As per claim 14:

Namekawa teaches the device as rejected in claim 13 above, further comprising a redundancy controller connected to the switching units for selectively setting the state of the select signal based on a number of programming signals (column 4, lines 25-50).

As per claim 15:

Namekawa teaches the device as rejected in claim 14 above, further comprising a programming unit for generating the programming signals based on a programmed address stored in the programming unit (column 7, lines 20-40).

As per claim 16:

Namekawa teaches the device as rejected in claim 13 above, wherein each of the memory segments includes memory cells arranged memory cell groups, wherein at least one of the memory groups of at least one of the memory segments is defective (Figure 1 # 10).

As per claim 48:

Namekawa substantially teaches a device comprising: a first supply node and a second supply node (column 7, lines 3-20); a plurality of memory segments, each of the memory segments including a plurality of memory cells (Figure 1 # 10), each of the memory cells including: a first storage node and a second storage node (Figure 2 # 80); a latch connected to the first and second storage node and connected in between a first

Art Unit: 2138

11/00111101111011

internal node and a second internal node (column 1, lines 5-40); a first access element for accessing the first storage node; and a second access element for accessing the second storage node column 6, lines 25-50); a plurality of first switching units, each of the first switching units connecting in between the first supply node and one of the memory segments (column 3, lines 23-50); and a plurality of second switching units, each of the second switching units connecting between the second supply node and one of the memory segments (Figure 1 # 70, column 6, lines 5-30).

Namekawa discloses the claimed invention except for the exact location of the switching units. It would have been obvious to one having ordinary skill in the art at the time the invention was made to place the switching units between the second supply nods and one of the internal nodes, since it has been held that rearranging parts of an invention involves only routine skill in the art. *In re Japikse*, 86 USPQ 70.

As per claim 49:

Namekawa teaches the device as rejected in claim 48 above, wherein at least one of the memory segments is defective (column 3, lines 25-50).

As per claim 50:

Namekawa teaches the device as rejected in claim 48 above, wherein at least one of the memory segments has a circuit short between the first and second internal nodes (column 4, lines 30-50).

As per claim 51:

Namekawa teaches the device as rejected in claim 48 above, wherein each of the memory segments includes memory cells arranged memory cell groups, wherein at

Art Unit: 2138

least one of the memory groups of at least one of the memory segments is defective (Figure 1 # 10).

As per claim 52:

Namekawa teaches the device as rejected in claim 48 above, wherein in each of the memory segments, the plurality of memory cells are arranged in a plurality of rows connected in parallel between one of the first switching unit and one of the second switching units (Figure 1 # 40).

As per claim 53:

Namekawa teaches the device as rejected in claim 48 above, wherein each of the first switching units includes a transistor having a source and a drain connected between the first supply node and one of the memory segments (column 5, lines 37-50).

As per claim 54:

Namekawa teaches the device as rejected in claim 48 above, wherein each of the second switching units includes a transistor having a source and a drain connected between the second supply node and one of the memory segments (column 5, lines 37-50).

As per claim 55:

Namekawa teaches the device as rejected in claim 48 above, wherein the latch includes: a first inverter having an input node connected to the first storage node and an output node connected to the second storage node; and a second inverter having an input node connected to the second storage node and an output node connected to the first storage node (column 8, lines 25-40).

Art Unit: 2138

As per claims 56:

Namekawa teaches the device as rejected in claim 55 above, wherein one of the first and second access elements includes a transistor having a source and a drain connected between one of the first and second storage nodes and a bit line (column 5, lines 37-50).

As per claim 57:

Namekawa teaches the device as rejected in claim 56 above, herein the latch includes: a first pair of transistors having a common drain connected to the first storage node and a common gate connected to the second storage node; and a second pair of transistors having a common drain connected to the second storage node and a common gate connected to the first storage node (column 5, lines 37-50).

As per claims 76-78:

See Respone to Amendment above.

As per claims 58-62:

Claims 58-62 are directed to a system of claims 13-16 & 48-57. Namekawa teaches as stated above, the device as set forth in claims 13-16 & 48-57. Therefore, Namekawa also teaches, as stated above, the system as set forth in claims 58-62.

As per claims 63-65:

Claims 63-65 are directed to a method of claims 13-16 & 48-57. Namekawa teaches as stated above, the device as set forth in claims 13-16 & 48-57. Therefore, Namekawa also teaches, as stated above, the method as set forth in claims 63-65.

Art Unit: 2138

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saqib J. Siddiqui whose telephone number is (571) 272-6553. The examiner can normally be reached on 8:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/609,312 Page 12

Art Unit: 2138

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Saqib Siddiqui Art Unit 2138 12/20/2006

ALBEHY DECROY

DECRYSORY PATENT EXAMINER

THE CHANGLOGY CENTER 2100